Vector processor (English Wikipedia)

Analysis of information sources in references of the Wikipedia article "Vector processor" in English language version.

refsWebsite
Global rank English rank
383rd place
320th place
4,773rd place
3,130th place
6th place
6th place
2nd place
2nd place
1,564th place
1,028th place
4,643rd place
2,973rd place
low place
low place
2,614th place
1,549th place
102nd place
76th place
1,806th place
1,660th place
low place
low place
1,871st place
1,234th place
low place
low place
low place
low place
3,495th place
2,913th place
low place
low place
9th place
13th place
32nd place
21st place
69th place
59th place
274th place
309th place
2,503rd place
1,760th place
1,182nd place
725th place
low place
low place
low place
low place

alastairreid.github.io

archive.org

arm.com

developer.arm.com

community.arm.com

arxiv.org

  • Moreira, José E.; Barton, Kit; Battle, Steven; Bergner, Peter; Bertran, Ramon; Bhat, Puneeth; Caldeira, Pedro; Edelsohn, David; Fossum, Gordon; Frey, Brad; Ivanovic, Nemanja; Kerchner, Chip; Lim, Vincent; Kapoor, Shakti; Tulio Machado Filho; Silvia Melitta Mueller; Olsson, Brett; Sadasivam, Satish; Saleil, Baptiste; Schmidt, Bill; Srinivasaraghavan, Rajalakshmi; Srivatsan, Shricharan; Thompto, Brian; Wagner, Andreas; Wu, Nelson (2021). "A matrix math facility for Power ISA(TM) processors". arXiv:2104.03142 [cs.AR].

cmu.edu

course.ece.cmu.edu

doi.org

ed.ac.uk

inf.ed.ac.uk

ghostarchive.org

github.com

  • "asm-lessons/lesson_01/index.md at main · FFmpeg/asm-lessons". GitHub. Retrieved 2025-04-25.
  • MIAOW GPU
  • "Riscv-v-spec/V-spec.adoc at master · riscv/Riscv-v-spec". GitHub. 16 June 2023.
  • "Riscv-v-spec/V-spec.adoc at master · riscv/Riscv-v-spec". GitHub. 19 November 2022.
  • Videocore IV Programmer's Manual
  • "Riscv-v-spec/V-spec.adoc at master · riscv/Riscv-v-spec". GitHub. 19 November 2022.
  • RISC-V RVV ISA
  • RVV register gather-scatter instructions
  • LMUL > 1 in RVV
  • Videocore IV QPU
  • RVV fault-first loads
  • RVV strncpy example

globenewswire.com

handle.net

hdl.handle.net

  • Miyaoka, Y.; Choi, J.; Togawa, N.; Yanagisawa, M.; Ohtsuki, T. (2002). An algorithm of hardware unit generation for processor core synthesis with packed SIMD type instructions. Asia-Pacific Conference on Circuits and Systems. Vol. 1. pp. 171–176. doi:10.1109/APCCAS.2002.1114930. hdl:2065/10689.

jbush001.github.io

lanl.gov

miaowgpu.org

nvidia.com

docs.nvidia.com

ozlabs.org

patchwork.ozlabs.org

patents.google.com

sakura.ne.jp

sxauroratsubasa.sakura.ne.jp

sigarch.org

springer.com

link.springer.com

stackoverflow.com

sx-aurora.github.io

thebeardsage.com

youtube.com

m.youtube.com