Munakata, T.; Sinha, S.; Ditto, W.L. (2002). "Chaos computing: implementation of fundamental logical gates by chaotic elements". IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications. 49 (11). Institute of Electrical and Electronics Engineers (IEEE): 1629–1633. doi:10.1109/tcsi.2002.804551. ISSN1057-7122.
Jahed-Motlagh, Mohammad R.; Kia, Behnam; Ditto, William L.; Sinha, Sudeshna (2007). "Fault tolerance and detection in chaotic Computers". International Journal of Bifurcation and Chaos. 17 (6). World Scientific Pub Co Pte Lt: 1955–1968. Bibcode:2007IJBC...17.1955J. doi:10.1142/s0218127407018142. ISSN0218-1274.
Cafagna, D.; Grassi, G. (2005). Chaos-based computation via chua's circuit: parallel computing with application to the SR flip-flop. International Symposium on Signals, Circuits and Systems. Vol. 2. IEEE. pp. 749–752. doi:10.1109/isscs.2005.1511349. ISBN0-7803-9029-6.
Jahed-Motlagh, Mohammad R.; Kia, Behnam; Ditto, William L.; Sinha, Sudeshna (2007). "Fault tolerance and detection in chaotic Computers". International Journal of Bifurcation and Chaos. 17 (6). World Scientific Pub Co Pte Lt: 1955–1968. Bibcode:2007IJBC...17.1955J. doi:10.1142/s0218127407018142. ISSN0218-1274.
"Method and apparatus for a chaotic computing module," W. Ditto, S. Sinha and K. Murali, US Patent Number 07096347 (August 22, 2006). U.S. patent 8,520,191
Munakata, T.; Sinha, S.; Ditto, W.L. (2002). "Chaos computing: implementation of fundamental logical gates by chaotic elements". IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications. 49 (11). Institute of Electrical and Electronics Engineers (IEEE): 1629–1633. doi:10.1109/tcsi.2002.804551. ISSN1057-7122.
Jahed-Motlagh, Mohammad R.; Kia, Behnam; Ditto, William L.; Sinha, Sudeshna (2007). "Fault tolerance and detection in chaotic Computers". International Journal of Bifurcation and Chaos. 17 (6). World Scientific Pub Co Pte Lt: 1955–1968. Bibcode:2007IJBC...17.1955J. doi:10.1142/s0218127407018142. ISSN0218-1274.