Priya, P; Ashok, S (April 2018). "IIR Digital Filter Design Using Xilinx System Generator for FPGA Implementation". 2018 International Conference on Communication and Signal Processing (ICCSP). pp. 0054–0057. doi:10.1109/ICCSP.2018.8524520. ISBN978-1-5386-3521-6. S2CID53284942.
Li, Gang; Limin Meng; Zhijiang Xu; Jingyu Hua (July 2010). "A novel digital filter structure with minimum roundoff noise". Digital Signal Processing. 20 (4): 1000–1009. Bibcode:2010DSP....20.1000L. doi:10.1016/j.dsp.2009.10.018.
Fettweis, Alfred (Feb 1986). "Wave digital filters: Theory and practice". Proceedings of the IEEE. 74 (2): 270–327. doi:10.1109/proc.1986.13458. S2CID46094699.
Priya, P; Ashok, S (April 2018). "IIR Digital Filter Design Using Xilinx System Generator for FPGA Implementation". 2018 International Conference on Communication and Signal Processing (ICCSP). pp. 0054–0057. doi:10.1109/ICCSP.2018.8524520. ISBN978-1-5386-3521-6. S2CID53284942.
Fettweis, Alfred (Feb 1986). "Wave digital filters: Theory and practice". Proceedings of the IEEE. 74 (2): 270–327. doi:10.1109/proc.1986.13458. S2CID46094699.