Gate array (English Wikipedia)

Analysis of information sources in references of the Wikipedia article "Gate array" in English language version.

refsWebsite
Global rank English rank
6th place
6th place
2,213th place
1,495th place
3,975th place
2,687th place
5th place
5th place
low place
low place
low place
6,771st place
low place
low place
low place
low place
low place
low place

4corn.co.uk

archive.org

  • The 224 Cell Uncommitted Array Family. Ferranti Electronic Components Division. March 1977. p. 1. Retrieved 23 February 2021.
  • Grierson, J. R. (July 1983). "The Use of Gate Arrays in Telecommunications". British Telecommunications Engineering. 2 (2): 78–80. ISSN 0262-401X. Retrieved 26 February 2021. In the UK, Ferranti, with their bipolar collector diffused isolation (CDI) arrays, pioneered the commercial use of gate arrays and for many years this was by far the most widely used technology.
  • "Everybody's talking about Ferranti ICs". British Telecom Journal. 3 (4). January 1983. Retrieved 23 January 2021.
  • Ferranti Discrete and Integrated Circuits Quick Reference Guide. Ferranti. 1982. pp. IC4. Retrieved 23 February 2021.
  • Turmaine, Bradley (6 October 1982). "Great Britain Develops Semicustom and Custom ICs". Heidelberg Elektronik Industrie. pp. 43–46. Retrieved 4 March 2022.
  • "Silicon Micro-Electronics at British Telecom Research Laboratories". British Telecommunications Engineering: 230–236. October 1986. Retrieved 4 March 2022.
  • "Make chips at home". Design. March 1982. p. 17. Retrieved 1 March 2022.
  • "Ferranti Introduces CAD System for Gate Arrays". Wuerzburg Elektronikpraxis. No. 105. February 1982. p. 54. Retrieved 1 March 2022.
  • Walker, Anthony V. (March 1984). "Automation Cuts Design Time for Gate Arrays". Computer Design. pp. 197–198, 200, 202, 204. Retrieved 1 March 2022.
  • Coffey, Margaret (15 October 1986). "An emerging market for British engineering tools". Electronic Business. pp. 46, 48. Retrieved 2 March 2022.
  • "Universities choose chip design on Beeb". Acorn User. April 1986. p. 15. Retrieved 10 October 2020.
  • "News in brief". Acorn User. September 1986. p. 7. Retrieved 10 October 2020.

computerhistory.org

edn.com

hp.com

hpl.hp.com

  • Amerson, F.C. (September 1985). "Simplicity in a Microcoded Computer Architecture" (PDF). Hewlett Packard Journal. 36 (9): 7–12. The Series 37 CPU chip is a CMOS gate array using nearly 8000 gates.
  • Watkins, J.E.; Brown, P.A.; Szeman, G.; Carrie, S.E. (August 1984). "Hardware Design of the HP 150 Personal Computer...it's really two products — a computer and a terminal" (PDF). Hewlett Packard Journal. 35 (8): 25–30. To reduce the IC count on the video card, a PLA (programmable logic array) and a TTL gate array are used. The gate array implements most of the circuitry of the graphics controller section, including control of the RAM. Compared to discrete circuitry, the gate array consumes one fifth the space, one fourth the power, and one half the cost.
  • Bening, L.C.; Brewer, T.M.; Foster, H.D.; Quigley, J.S.; Sussman, R.A.; Vogel, P.F.; Wells, A.W. (1997). "Physical Design of 0.35-μm Gate Arrays for Symmetric Multiprocessing Servers" (PDF). Hewlett-Packard Journal. 48 (2): 95–103. The PA 8000s will initially run at 180 MHz, with the rest of the system running at 120 MHz. Except for the PA 8000 and associated SRAMs and DRAMs, the bulk of the system logic is implemented in Fujitsu CG61 0.35-μm gate arrays, as shown in Table I. (Processor Interface, Crossbar, Memory Interface, Node-to-Node Interface) One additional gate array is implemented in the much less expensive CG51 0.5-μm process. (I/O Interface)

linux-mips.org

  • Allison, B.R.; Van Ingen, C. (1992). "Technical description of the DEC 7000 and DEC 10000 AXP family" (PDF). Digital Technical Journal. 4 (4): 100–. All modules utilize LSI Logic LCA100K series gate arrays for the system bus interface and for on-board logic functions. The LSI Logic LCA100K features up to 235K two-input NAND gates. All modules use the same custom I/O driver circuit within their respective gate arrays to drive and receive the system bus. A custom 419-pin pin grid array (PGA) package was developed to house all bus interface gate arrays. ... A minimal DEC 7000 system includes 430,000 gates of logic contained in gate arrays, whereas a minimal VAX 6000 Model 200 includes 94,000 gates.

wikipedia.org

ru.wikipedia.org

  • Т34ВГ1 — article about the ZX Spectrum ULA compatible chip (in Russian)

worldcat.org

search.worldcat.org

zxdesign.info