Gate array (English Wikipedia)

Analysis of information sources in references of the Wikipedia article "Gate array" in English language version.

Last modified:

Ref.Un. Ref.Website
Global rank English rank
6th place
6th place
2,702nd place
1,789th place
4,971st place
3,200th place
2nd place
2nd place
4th place
4th place
low place
low place
low place
9,190th place
low place
low place
low place
low place

4corn.co.uk (Global: low place; English: low place)

archive.org (Global: 6th place; English: 6th place)

computerhistory.org (Global: 2,702nd place; English: 1,789th place)

doi.org (Global: 2nd place; English: 2nd place)

edn.com (Global: low place; English: 9,190th place)

hp.com (Global: 4,971st place; English: 3,200th place)

hpl.hp.com

  • Amerson, F.C. (September 1985). "Simplicity in a Microcoded Computer Architecture" (PDF). Hewlett Packard Journal. 36 (9): 7–12. The Series 37 CPU chip is a CMOS gate array using nearly 8000 gates.
  • Watkins, J.E.; Brown, P.A.; Szeman, G.; Carrie, S.E. (August 1984). "Hardware Design of the HP 150 Personal Computer...it's really two products — a computer and a terminal" (PDF). Hewlett Packard Journal. 35 (8): 25–30. To reduce the IC count on the video card, a PLA (programmable logic array) and a TTL gate array are used. The gate array implements most of the circuitry of the graphics controller section, including control of the RAM. Compared to discrete circuitry, the gate array consumes one fifth the space, one fourth the power, and one half the cost.
  • Bening, L.C.; Brewer, T.M.; Foster, H.D.; Quigley, J.S.; Sussman, R.A.; Vogel, P.F.; Wells, A.W. (1997). "Physical Design of 0.35-μm Gate Arrays for Symmetric Multiprocessing Servers" (PDF). Hewlett-Packard Journal. 48 (2): 95–103. The PA 8000s will initially run at 180 MHz, with the rest of the system running at 120 MHz. Except for the PA 8000 and associated SRAMs and DRAMs, the bulk of the system logic is implemented in Fujitsu CG61 0.35-μm gate arrays, as shown in Table I. (Processor Interface, Crossbar, Memory Interface, Node-to-Node Interface) One additional gate array is implemented in the much less expensive CG51 0.5-μm process. (I/O Interface)

linux-mips.org (Global: low place; English: low place)

  • Allison, B.R.; Van Ingen, C. (1992). "Technical description of the DEC 7000 and DEC 10000 AXP family" (PDF). Digital Technical Journal. 4 (4): 100–. All modules utilize LSI Logic LCA100K series gate arrays for the system bus interface and for on-board logic functions. The LSI Logic LCA100K features up to 235K two-input NAND gates. All modules use the same custom I/O driver circuit within their respective gate arrays to drive and receive the system bus. A custom 419-pin pin grid array (PGA) package was developed to house all bus interface gate arrays. ... A minimal DEC 7000 system includes 430,000 gates of logic contained in gate arrays, whereas a minimal VAX 6000 Model 200 includes 94,000 gates.

worldcat.org (Global: 4th place; English: 4th place)

search.worldcat.org

zxdesign.info (Global: low place; English: low place)