Model checking (English Wikipedia)

Analysis of information sources in references of the Wikipedia article "Model checking" in English language version.

refsWebsite

Global rank English rank

9doi.org

2^nd place

5semanticscholar.org

11^th place

8^th place

5acm.org

1,185^th place

840^th place

3web.archive.org

1^st place

1safaribooksonline.com

low place

1researchgate.net

120^th place

125^th place

1foldoc.org

low place

1kenmcmil.com

low place

1files.wordpress.com

869^th place

864^th place

1rice.edu

3,843^rd place

2,772^nd place

1umich.edu

459^th place

360^th place

1cmu.edu

1,564^th place

1,028^th place

1stormchecker.org

low place

1microsoft.com

153^rd place

151^st place

acm.org

dl.acm.org

Dwyer, M.; Avrunin, G.; Corbett, J. (May 1999). "Patterns in property specifications for finite-state verification". Patterns in Property Specification for Finite-State Verification. Proceedings of the 21st international conference on Software engineering. pp. 411–420. doi:10.1145/302405.302672. ISBN 1581130740.

cmu.edu

aladdin.cs.cmu.edu

Clarke, Edmund; Grumberg, Orna; Jha, Somesh; Lu, Yuan; Veith, Helmut (2000), "Counterexample-Guided Abstraction Refinement", Computer Aided Verification (PDF), Lecture Notes in Computer Science, vol. 1855, pp. 154–169, doi:10.1007/10722167_15, ISBN 978-3-540-67770-3

doi.org

Allen Emerson, E.; Clarke, Edmund M. (1980), "Characterizing correctness properties of parallel programs using fixpoints", Automata, Languages and Programming, Lecture Notes in Computer Science, vol. 85, pp. 169–181, doi:10.1007/3-540-10003-2_69, ISBN 978-3-540-10003-4
Clarke, E. M.; Emerson, E. A.; Sistla, A. P. (1986), "Automatic verification of finite-state concurrent systems using temporal logic specifications", ACM Transactions on Programming Languages and Systems, 8 (2): 244, doi:10.1145/5397.5399, S2CID 52853200
Queille, J. P.; Sifakis, J. (1982), "Specification and verification of concurrent systems in CESAR", International Symposium on Programming, Lecture Notes in Computer Science, vol. 137, pp. 337–351, doi:10.1007/3-540-11494-7_22, ISBN 978-3-540-11494-9
Grobelna, Iwona; Grobelny, Michał; Adamski, Marian (2014). "Model Checking of UML Activity Diagrams in Logic Controllers Design". Proceedings of the Ninth International Conference on Dependability and Complex Systems DepCoS-RELCOMEX. June 30 – July 4, 2014, Brunów, Poland. Advances in Intelligent Systems and Computing. Vol. 286. pp. 233–242. doi:10.1007/978-3-319-07013-1_22. ISBN 978-3-319-07012-4.
Clarke, E.; Biere, A.; Raimi, R.; Zhu, Y. (2001). "Bounded Model Checking Using Satisfiability Solving". Formal Methods in System Design. 19: 7–34. doi:10.1023/A:1011276507260. S2CID 2484208.
Vizel, Y.; Weissenbacher, G.; Malik, S. (2015). "Boolean Satisfiability Solvers and Their Applications in Model Checking". Proceedings of the IEEE. 103 (11): 2021–2035. doi:10.1109/JPROC.2015.2455034. S2CID 10190144.
Dwyer, M.; Avrunin, G.; Corbett, J. (May 1999). "Patterns in property specifications for finite-state verification". Patterns in Property Specification for Finite-State Verification. Proceedings of the 21st international conference on Software engineering. pp. 411–420. doi:10.1145/302405.302672. ISBN 1581130740.
Coudert, O.; Madre, J.C. (1990). "A unified framework for the formal verification of sequential circuits" (PDF). 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers. IEEE Comput. Soc. Press. pp. 126–129. doi:10.1109/ICCAD.1990.129859. ISBN 978-0-8186-2055-3.
Clarke, Edmund; Grumberg, Orna; Jha, Somesh; Lu, Yuan; Veith, Helmut (2000), "Counterexample-Guided Abstraction Refinement", Computer Aided Verification (PDF), Lecture Notes in Computer Science, vol. 1855, pp. 154–169, doi:10.1007/10722167_15, ISBN 978-3-540-67770-3

files.wordpress.com

oliviercoudert.files.wordpress.com

Coudert, O.; Madre, J.C. (1990). "A unified framework for the formal verification of sequential circuits" (PDF). 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers. IEEE Comput. Soc. Press. pp. 126–129. doi:10.1109/ICCAD.1990.129859. ISBN 978-0-8186-2055-3.

foldoc.org

This article is based on material taken from Model+checking at the Free On-line Dictionary of Computing prior to 1 November 2008 and incorporated under the "relicensing" terms of the GFDL, version 1.3 or later.

kenmcmil.com

* Symbolic Model Checking, Kenneth L. McMillan, Kluwer, ISBN 0-7923-9380-5, also online Archived 2007-06-02 at the Wayback Machine.

microsoft.com

Zing

researchgate.net

I. Grobelna, "Formal verification of embedded logic controller specification with computer deduction in temporal logic", Przeglad Elektrotechniczny, Vol.87, Issue 12a, pp.47–50, 2011

rice.edu

cs.rice.edu

"CUDD: CU Decision Diagram Package".

safaribooksonline.com

my.safaribooksonline.com

Lam K., William (2005). "Chapter 1.1: What Is Design Verification?". Hardware Design Verification: Simulation and Formal Method-Based Approaches. Retrieved December 12, 2012.

semanticscholar.org

api.semanticscholar.org

Clarke, E. M.; Emerson, E. A.; Sistla, A. P. (1986), "Automatic verification of finite-state concurrent systems using temporal logic specifications", ACM Transactions on Programming Languages and Systems, 8 (2): 244, doi:10.1145/5397.5399, S2CID 52853200
Clarke, E.; Biere, A.; Raimi, R.; Zhu, Y. (2001). "Bounded Model Checking Using Satisfiability Solving". Formal Methods in System Design. 19: 7–34. doi:10.1023/A:1011276507260. S2CID 2484208.
Vizel, Y.; Weissenbacher, G.; Malik, S. (2015). "Boolean Satisfiability Solvers and Their Applications in Model Checking". Proceedings of the IEEE. 103 (11): 2021–2035. doi:10.1109/JPROC.2015.2455034. S2CID 10190144.
Dawar, A; Kreutzer, S (2009). "Parameterized complexity of first-order logic" (PDF). ECCC. S2CID 5856640. Archived from the original (PDF) on 2019-03-03.

pdfs.semanticscholar.org

Dawar, A; Kreutzer, S (2009). "Parameterized complexity of first-order logic" (PDF). ECCC. S2CID 5856640. Archived from the original (PDF) on 2019-03-03.

stormchecker.org

Storm model checker

umich.edu

vlsicad.eecs.umich.edu

"BuDDy – A Binary Decision Diagram Package".

web.archive.org

"Press Release: ACM Turing Award Honors Founders of Automatic Verification Technology". Archived from the original on 2008-12-28. Retrieved 2009-01-06.
* Symbolic Model Checking, Kenneth L. McMillan, Kluwer, ISBN 0-7923-9380-5, also online Archived 2007-06-02 at the Wayback Machine.
Dawar, A; Kreutzer, S (2009). "Parameterized complexity of first-order logic" (PDF). ECCC. S2CID 5856640. Archived from the original (PDF) on 2019-03-03.

Model checking (English Wikipedia)

acm.org

amturing.acm.org

portal.acm.org

acm.org

usacm.acm.org

dl.acm.org

cmu.edu

aladdin.cs.cmu.edu

doi.org

files.wordpress.com

oliviercoudert.files.wordpress.com

foldoc.org

kenmcmil.com

microsoft.com

researchgate.net

rice.edu

cs.rice.edu

safaribooksonline.com

my.safaribooksonline.com

semanticscholar.org

api.semanticscholar.org

pdfs.semanticscholar.org

stormchecker.org

umich.edu

vlsicad.eecs.umich.edu

web.archive.org