Out-of-order execution (English Wikipedia)

"Unisys' New Mainframe Leaves Big Blue In The Dust". Bloomberg. March 25, 1991. The new A19 relies on "super-scalar" techniques from scientific computers to execute many instructions concurrently. The A19 can overlap as many as 140 operations, more than 10 times as many as conventional mainframes can.

books.google.com (Global: 3^rd place; English: 3^rd place)

Kukunas, Jim (2015). Power and Performance: Software Analysis and Optimization. Morgan Kaufman. p. 37. ISBN 9780128008140.

cjat.ir (Global: low place; English: low place)

Diefendorff, Keith; Allen, Michael (April 1992). "Organization of the Motorola 88110 superscalar RISC microprocessor" (PDF). IEEE Micro. 12 (2): 40–63. doi:10.1109/40.127582. S2CID 25668727. Archived from the original (PDF) on 2022-10-21.

clemson.edu (Global: 5,952^nd place; English: 3,809^th place)

people.computing.clemson.edu

Smotherman, Mark. "Culler-7". Clemson University.

cmu.edu (Global: 1,564^th place; English: 1,028^th place)

course.ece.cmu.edu

Smith, James E. (July 1989). "Dynamic Instruction Scheduling and the Astronautics ZS-1" (PDF). Computer. 22 (7): 21–35. doi:10.1109/2.30730. S2CID 329170.
Smith, James E. (November 1984). "Decoupled Access/Execute Computer Architectures" (PDF). ACM Transactions on Computer Systems. 2 (4): 289–308. doi:10.1145/357401.357403. S2CID 13903321.
Le, Hung Q. et al. "IBM POWER6 microarchitecture" (PDF). IBM Journal of Research and Development. 51 (6). November 2007.

cs.cmu.edu

Gwennap, Linley (16 February 1995). "Intel's P6 Uses Decoupled Superscalar Design" (PDF). Microprocessor Report.

computerhistory.org (Global: 2,213^th place; English: 1,495^th place)

archive.computerhistory.org

Thornton (1970, p. 125) Thornton, James (1970). Design of a Computer: The Control Data 6600 (PDF). ISBN 9780673059536.
Thornton (1970, p. 126) Thornton, James (1970). Design of a Computer: The Control Data 6600 (PDF). ISBN 9780673059536.
Thornton 1970, p. 127 Thornton, James (1970). Design of a Computer: The Control Data 6600 (PDF). ISBN 9780673059536.
Thornton 1970, p. 112,123 Thornton, James (1970). Design of a Computer: The Control Data 6600 (PDF). ISBN 9780673059536.
Thornton (1970, p. 48-50) Thornton, James (1970). Design of a Computer: The Control Data 6600 (PDF). ISBN 9780673059536.

doi.org (Global: 2^nd place; English: 2^nd place)

Tomasulo, Robert Marco (1967), "An Efficient Algorithm for Exploiting Multiple Arithmetic Units" (PDF), IBM Journal of Research and Development, 11 (1): 25–33, CiteSeerX 10.1.1.639.7540, doi:10.1147/rd.111.0025, S2CID 8445049, archived from the original (PDF) on 2018-06-12
Smith, James E. (July 1989). "Dynamic Instruction Scheduling and the Astronautics ZS-1" (PDF). Computer. 22 (7): 21–35. doi:10.1109/2.30730. S2CID 329170.
Smith, James E. (November 1984). "Decoupled Access/Execute Computer Architectures" (PDF). ACM Transactions on Computer Systems. 2 (4): 289–308. doi:10.1145/357401.357403. S2CID 13903321.
Grohoski, Gregory F. (January 1990). "Machine organization of the IBM RISC System/6000 processor" (PDF). IBM Journal of Research and Development. 34 (1): 37–58. doi:10.1147/rd.341.0037. Archived from the original (PDF) on January 9, 2005.
Smith, James E.; Sohi, Gurindar S. (December 1995). "The Microarchitecture of Superscalar Processors" (PDF). Proceedings of the IEEE. 83 (12): 1617. doi:10.1109/5.476078.
Liptay, John S. (July 1992). "Design of the IBM Enterprise System/9000 high-end processor" (PDF). IBM Journal of Research and Development. 36 (4): 713–731. doi:10.1147/rd.364.0713. Archived from the original (PDF) on January 17, 2005.
Ullah, Nasr; Holle, Matt (March 1993). "The MC88110 Implementation of Precise Exceptions in a Superscalar Architecture" (pdf). ACM SIGARCH Computer Architecture News. 21. Motorola Inc.: 15–25. doi:10.1145/152479.152482. S2CID 7036627.
Diefendorff, Keith; Allen, Michael (April 1992). "Organization of the Motorola 88110 superscalar RISC microprocessor" (PDF). IEEE Micro. 12 (2): 40–63. doi:10.1109/40.127582. S2CID 25668727. Archived from the original (PDF) on 2022-10-21.
Smotherman, Mark; Chawla, Shuchi; Cox, Stan; Malloy, Brian (December 1993). "Instruction scheduling for the Motorola 88110". Proceedings of the 26th Annual International Symposium on Microarchitecture. pp. 257–262. doi:10.1109/MICRO.1993.282761. ISBN 0-8186-5280-2. S2CID 52806289.
Smith, James E.; Weiss, Shlomo (June 1994). "PowerPC 601 and Alpha 21064: A Tale of Two RISCs" (PDF). IEEE Computer. 27 (6): 46–58. doi:10.1109/2.294853. S2CID 1114841.
Sima, Dezsö (September–October 2000). "The design space of register renaming techniques". IEEE Micro. 20 (5): 70–83. CiteSeerX 10.1.1.387.6460. doi:10.1109/40.877952. S2CID 11012472.
Burgess, Brad; Ullah, Nasr; Van Overen, Peter; Ogden, Deene (June 1994). "The PowerPC 603 microprocessor". Communications of the ACM. 37 (6): 34–42. doi:10.1145/175208.175212. S2CID 34385975.
Song, S. Peter; Denman, Marvin; Chang, Joe (October 1994). "The PowerPC 604 RISC microprocessor" (PDF). IEEE Micro. 14 (5): 8. doi:10.1109/MM.1994.363071. S2CID 11603864.
González, Antonio; Latorre, Fernando; Magklis, Grigorios (2011). "Processor Microarchitecture". Synthesis Lectures on Computer Architecture. doi:10.1007/978-3-031-01729-2. ISBN 978-3-031-00601-2. ISSN 1935-3235.
Smith, J. E. (1984). "Decoupled access/execute computer architectures". ACM Transactions on Computer Systems. 2 (4): 289–308. CiteSeerX 10.1.1.127.4475. doi:10.1145/357401.357403. S2CID 13903321.
Kurian, L.; Hulina, P. T.; Coraor, L. D. (1994). "Memory latency effects in decoupled architectures" (PDF). IEEE Transactions on Computers. 43 (10): 1129–1139. doi:10.1109/12.324539. S2CID 6913858. Archived from the original (PDF) on 2018-06-12.
Dorojevets, M. N.; Oklobdzija, V. (1995). "Multithreaded decoupled architecture". International Journal of High Speed Computing. 7 (3): 465–480. doi:10.1142/S0129053395000257.

hotchips.org (Global: low place; English: low place)

old.hotchips.org

Diefendorff, Keith (August 1993). "PowerPC 601 Microprocessor" (PDF). Hot Chips.
"SPARC64+: HAL's Second Generation 64-bit SPARC Processor" (PDF). Hot Chips.

ibm.com (Global: 1,131^st place; English: 850^th place)

research.ibm.com

Grohoski, Gregory F. (January 1990). "Machine organization of the IBM RISC System/6000 processor" (PDF). IBM Journal of Research and Development. 34 (1): 37–58. doi:10.1147/rd.341.0037. Archived from the original (PDF) on January 9, 2005.
Liptay, John S. (July 1992). "Design of the IBM Enterprise System/9000 high-end processor" (PDF). IBM Journal of Research and Development. 36 (4): 713–731. doi:10.1147/rd.364.0713. Archived from the original (PDF) on January 17, 2005.

irisa.fr (Global: low place; English: low place)

"Le Sparc64". Research Institute of Computer Science and Random Systems (in French).

m88k.com (Global: low place; English: low place)

Smotherman, Mark (29 April 1994). "Motorola MC88110 Overview".

nxp.com (Global: low place; English: 8,784^th place)

"PowerPC™ 601 RISC Microprocessor Technical Summary" (PDF). Retrieved 23 October 2022.
"PowerPC™ 603 RISC Microprocessor Technical Summary" (PDF). Retrieved 27 October 2022.

pcguide.com (Global: low place; English: low place)

Kozierok, Charles M. (April 17, 2001). "Out-of-order Execution". The PC Guide. Archived from the original on 2019-02-18. Retrieved 2014-01-17. This flexibility improves performance since it allows execution with less 'waiting' time.

psu.edu (Global: 207^th place; English: 136^th place)

citeseerx.ist.psu.edu

Tomasulo, Robert Marco (1967), "An Efficient Algorithm for Exploiting Multiple Arithmetic Units" (PDF), IBM Journal of Research and Development, 11 (1): 25–33, CiteSeerX 10.1.1.639.7540, doi:10.1147/rd.111.0025, S2CID 8445049, archived from the original (PDF) on 2018-06-12
Moudgill, Mayan; Vassiliadis, Stamatis (January 1996). "On Precise Interrupts". p. 18. CiteSeerX 10.1.1.33.3304. Archived from the original (pdf) on 13 October 2022.
Sima, Dezsö (September–October 2000). "The design space of register renaming techniques". IEEE Micro. 20 (5): 70–83. CiteSeerX 10.1.1.387.6460. doi:10.1109/40.877952. S2CID 11012472.
Smith, J. E. (1984). "Decoupled access/execute computer architectures". ACM Transactions on Computer Systems. 2 (4): 289–308. CiteSeerX 10.1.1.127.4475. doi:10.1145/357401.357403. S2CID 13903321.

realworldtech.com (Global: low place; English: low place)

Kanter, David (2010-09-25). "Intel's Sandy Bridge Microarchitecture".

regis.org (Global: low place; English: low place)

"The Centennial Celebration". Regis High School. 2011-03-14. Retrieved 2022-06-25. The algorithm "allows sequential instructions that would normally be stalled due to certain dependencies to execute non-sequentially" (also known as out of order execution).^{[dead link]}

researchgate.net (Global: 120^th place; English: 125^th place)

Moore, Charles R.; Becker, Michael C. et al. "The PowerPC 601 microprocessor". IEEE Micro. 13 (5). September 1993.
Sima, Dezsö (September–October 2000). "The design space of register renaming techniques". IEEE Micro. 20 (5): 70–83. CiteSeerX 10.1.1.387.6460. doi:10.1109/40.877952. S2CID 11012472.
Dorojevets, M. N.; Oklobdzija, V. (1995). "Multithreaded decoupled architecture". International Journal of High Speed Computing. 7 (3): 465–480. doi:10.1142/S0129053395000257.

rtcgroup.com (Global: low place; English: low place)

Mallia, Lou. "Qualcomm High Performance Processor Core and Platform for Mobile Applications" (PDF). Archived from the original (PDF) on 29 October 2013.

semanticscholar.org (Global: 11^th place; English: 8^th place)

api.semanticscholar.org

Tomasulo, Robert Marco (1967), "An Efficient Algorithm for Exploiting Multiple Arithmetic Units" (PDF), IBM Journal of Research and Development, 11 (1): 25–33, CiteSeerX 10.1.1.639.7540, doi:10.1147/rd.111.0025, S2CID 8445049, archived from the original (PDF) on 2018-06-12
Smith, James E. (July 1989). "Dynamic Instruction Scheduling and the Astronautics ZS-1" (PDF). Computer. 22 (7): 21–35. doi:10.1109/2.30730. S2CID 329170.
Smith, James E. (November 1984). "Decoupled Access/Execute Computer Architectures" (PDF). ACM Transactions on Computer Systems. 2 (4): 289–308. doi:10.1145/357401.357403. S2CID 13903321.
Ullah, Nasr; Holle, Matt (March 1993). "The MC88110 Implementation of Precise Exceptions in a Superscalar Architecture" (pdf). ACM SIGARCH Computer Architecture News. 21. Motorola Inc.: 15–25. doi:10.1145/152479.152482. S2CID 7036627.
Diefendorff, Keith; Allen, Michael (April 1992). "Organization of the Motorola 88110 superscalar RISC microprocessor" (PDF). IEEE Micro. 12 (2): 40–63. doi:10.1109/40.127582. S2CID 25668727. Archived from the original (PDF) on 2022-10-21.
Smotherman, Mark; Chawla, Shuchi; Cox, Stan; Malloy, Brian (December 1993). "Instruction scheduling for the Motorola 88110". Proceedings of the 26th Annual International Symposium on Microarchitecture. pp. 257–262. doi:10.1109/MICRO.1993.282761. ISBN 0-8186-5280-2. S2CID 52806289.
Smith, James E.; Weiss, Shlomo (June 1994). "PowerPC 601 and Alpha 21064: A Tale of Two RISCs" (PDF). IEEE Computer. 27 (6): 46–58. doi:10.1109/2.294853. S2CID 1114841.
Sima, Dezsö (September–October 2000). "The design space of register renaming techniques". IEEE Micro. 20 (5): 70–83. CiteSeerX 10.1.1.387.6460. doi:10.1109/40.877952. S2CID 11012472.
Burgess, Brad; Ullah, Nasr; Van Overen, Peter; Ogden, Deene (June 1994). "The PowerPC 603 microprocessor". Communications of the ACM. 37 (6): 34–42. doi:10.1145/175208.175212. S2CID 34385975.
Song, S. Peter; Denman, Marvin; Chang, Joe (October 1994). "The PowerPC 604 RISC microprocessor" (PDF). IEEE Micro. 14 (5): 8. doi:10.1109/MM.1994.363071. S2CID 11603864.
Smith, J. E. (1984). "Decoupled access/execute computer architectures". ACM Transactions on Computer Systems. 2 (4): 289–308. CiteSeerX 10.1.1.127.4475. doi:10.1145/357401.357403. S2CID 13903321.
Kurian, L.; Hulina, P. T.; Coraor, L. D. (1994). "Memory latency effects in decoupled architectures" (PDF). IEEE Transactions on Computers. 43 (10): 1129–1139. doi:10.1109/12.324539. S2CID 6913858. Archived from the original (PDF) on 2018-06-12.

pdfs.semanticscholar.org

Tomasulo, Robert Marco (1967), "An Efficient Algorithm for Exploiting Multiple Arithmetic Units" (PDF), IBM Journal of Research and Development, 11 (1): 25–33, CiteSeerX 10.1.1.639.7540, doi:10.1147/rd.111.0025, S2CID 8445049, archived from the original (PDF) on 2018-06-12
Kurian, L.; Hulina, P. T.; Coraor, L. D. (1994). "Memory latency effects in decoupled architectures" (PDF). IEEE Transactions on Computers. 43 (10): 1129–1139. doi:10.1109/12.324539. S2CID 6913858. Archived from the original (PDF) on 2018-06-12.

springer.com (Global: 274^th place; English: 309^th place)

link.springer.com

González, Antonio; Latorre, Fernando; Magklis, Grigorios (2011). "Processor Microarchitecture". Synthesis Lectures on Computer Architecture. doi:10.1007/978-3-031-01729-2. ISBN 978-3-031-00601-2. ISSN 1935-3235.

tuwien.ac.at (Global: low place; English: low place)

complang.tuwien.ac.at

Song, S. Peter; Denman, Marvin; Chang, Joe (October 1994). "The PowerPC 604 RISC microprocessor" (PDF). IEEE Micro. 14 (5): 8. doi:10.1109/MM.1994.363071. S2CID 11603864.

utoronto.ca (Global: 1,601^st place; English: 1,117^th place)

eecg.utoronto.ca

Smith, James E.; Weiss, Shlomo (June 1994). "PowerPC 601 and Alpha 21064: A Tale of Two RISCs" (PDF). IEEE Computer. 27 (6): 46–58. doi:10.1109/2.294853. S2CID 1114841.

virginia.edu (Global: 1,041^st place; English: 733^rd place)

cs.virginia.edu

Smith, James E.; Pleszkun, Andrew R. (June 1985). "Implementation of precise interrupts in pipelined processors". 12th ISCA.
(Expanded version published in May 1988 as Implementing Precise Interrupts in Pipelined Processors.)

washington.edu (Global: 1,067^th place; English: 749^th place)

courses.cs.washington.edu

"Out-of-order execution" (PDF). cs.washington.edu. 2006. Retrieved 2014-01-17. don't wait for previous instructions to execute if this instruction does not depend on them
Smith, James E.; Sohi, Gurindar S. (December 1995). "The Microarchitecture of Superscalar Processors" (PDF). Proceedings of the IEEE. 83 (12): 1617. doi:10.1109/5.476078.

web.archive.org (Global: 1^st place; English: 1^st place)

Kozierok, Charles M. (April 17, 2001). "Out-of-order Execution". The PC Guide. Archived from the original on 2019-02-18. Retrieved 2014-01-17. This flexibility improves performance since it allows execution with less 'waiting' time.
Tomasulo, Robert Marco (1967), "An Efficient Algorithm for Exploiting Multiple Arithmetic Units" (PDF), IBM Journal of Research and Development, 11 (1): 25–33, CiteSeerX 10.1.1.639.7540, doi:10.1147/rd.111.0025, S2CID 8445049, archived from the original (PDF) on 2018-06-12
Moudgill, Mayan; Vassiliadis, Stamatis (January 1996). "On Precise Interrupts". p. 18. CiteSeerX 10.1.1.33.3304. Archived from the original (pdf) on 13 October 2022.
Grohoski, Gregory F. (January 1990). "Machine organization of the IBM RISC System/6000 processor" (PDF). IBM Journal of Research and Development. 34 (1): 37–58. doi:10.1147/rd.341.0037. Archived from the original (PDF) on January 9, 2005.
Liptay, John S. (July 1992). "Design of the IBM Enterprise System/9000 high-end processor" (PDF). IBM Journal of Research and Development. 36 (4): 713–731. doi:10.1147/rd.364.0713. Archived from the original (PDF) on January 17, 2005.
Diefendorff, Keith; Allen, Michael (April 1992). "Organization of the Motorola 88110 superscalar RISC microprocessor" (PDF). IEEE Micro. 12 (2): 40–63. doi:10.1109/40.127582. S2CID 25668727. Archived from the original (PDF) on 2022-10-21.
Gwennap, Linley (28 March 1994). "NexGen Enters Market with 66-MHz Nx586" (PDF). Microprocessor Report. Archived from the original (PDF) on 2 December 2021.
Mallia, Lou. "Qualcomm High Performance Processor Core and Platform for Mobile Applications" (PDF). Archived from the original (PDF) on 29 October 2013.
Kurian, L.; Hulina, P. T.; Coraor, L. D. (1994). "Memory latency effects in decoupled architectures" (PDF). IEEE Transactions on Computers. 43 (10): 1129–1139. doi:10.1109/12.324539. S2CID 6913858. Archived from the original (PDF) on 2018-06-12.
"The Haswell Front End - Intel's Haswell Architecture Analyzed: Building a New PC and a New Intel". Archived from the original on October 7, 2012.

wisc.edu (Global: 1,045^th place; English: 746^th place)

pages.cs.wisc.edu

"Inside the Minor CPU model: Scoreboard". 2017-06-09. Retrieved 2023-01-09.

worldcat.org (Global: 5^th place; English: 5^th place)

search.worldcat.org

González, Antonio; Latorre, Fernando; Magklis, Grigorios (2011). "Processor Microarchitecture". Synthesis Lectures on Computer Architecture. doi:10.1007/978-3-031-01729-2. ISBN 978-3-031-00601-2. ISSN 1935-3235.

Out-of-order execution (English Wikipedia)

acm.org (Global: 1,185th place; English: 840th place)

dl.acm.org

anandtech.com (Global: 1,383rd place; English: 878th place)

apnews.com (Global: 129th place; English: 89th place)

archive.today (Global: 14th place; English: 14th place)

ardent-tool.com (Global: low place; English: low place)

bitsavers.org (Global: 4,153rd place; English: 2,291st place)

bloomberg.com (Global: 99th place; English: 77th place)

books.google.com (Global: 3rd place; English: 3rd place)

cjat.ir (Global: low place; English: low place)

clemson.edu (Global: 5,952nd place; English: 3,809th place)

people.computing.clemson.edu

cmu.edu (Global: 1,564th place; English: 1,028th place)

course.ece.cmu.edu

cs.cmu.edu

computerhistory.org (Global: 2,213th place; English: 1,495th place)

archive.computerhistory.org

doi.org (Global: 2nd place; English: 2nd place)

hotchips.org (Global: low place; English: low place)

old.hotchips.org

ibm.com (Global: 1,131st place; English: 850th place)

research.ibm.com

irisa.fr (Global: low place; English: low place)

m88k.com (Global: low place; English: low place)

nxp.com (Global: low place; English: 8,784th place)

pcguide.com (Global: low place; English: low place)

psu.edu (Global: 207th place; English: 136th place)

citeseerx.ist.psu.edu

realworldtech.com (Global: low place; English: low place)

regis.org (Global: low place; English: low place)

researchgate.net (Global: 120th place; English: 125th place)

rtcgroup.com (Global: low place; English: low place)

semanticscholar.org (Global: 11th place; English: 8th place)

api.semanticscholar.org

pdfs.semanticscholar.org

springer.com (Global: 274th place; English: 309th place)

link.springer.com

tuwien.ac.at (Global: low place; English: low place)

complang.tuwien.ac.at

utoronto.ca (Global: 1,601st place; English: 1,117th place)

eecg.utoronto.ca

virginia.edu (Global: 1,041st place; English: 733rd place)

cs.virginia.edu

washington.edu (Global: 1,067th place; English: 749th place)

courses.cs.washington.edu

web.archive.org (Global: 1st place; English: 1st place)

wisc.edu (Global: 1,045th place; English: 746th place)

pages.cs.wisc.edu

worldcat.org (Global: 5th place; English: 5th place)

search.worldcat.org

acm.org (Global: 1,185^th place; English: 840^th place)

anandtech.com (Global: 1,383^rd place; English: 878^th place)

apnews.com (Global: 129^th place; English: 89^th place)

archive.today (Global: 14^th place; English: 14^th place)

bitsavers.org (Global: 4,153^rd place; English: 2,291^st place)

bloomberg.com (Global: 99^th place; English: 77^th place)

books.google.com (Global: 3^rd place; English: 3^rd place)

clemson.edu (Global: 5,952^nd place; English: 3,809^th place)

cmu.edu (Global: 1,564^th place; English: 1,028^th place)

computerhistory.org (Global: 2,213^th place; English: 1,495^th place)

doi.org (Global: 2^nd place; English: 2^nd place)

ibm.com (Global: 1,131^st place; English: 850^th place)

nxp.com (Global: low place; English: 8,784^th place)

psu.edu (Global: 207^th place; English: 136^th place)

researchgate.net (Global: 120^th place; English: 125^th place)

semanticscholar.org (Global: 11^th place; English: 8^th place)

springer.com (Global: 274^th place; English: 309^th place)

utoronto.ca (Global: 1,601^st place; English: 1,117^th place)

virginia.edu (Global: 1,041^st place; English: 733^rd place)

washington.edu (Global: 1,067^th place; English: 749^th place)

web.archive.org (Global: 1^st place; English: 1^st place)

wisc.edu (Global: 1,045^th place; English: 746^th place)

worldcat.org (Global: 5^th place; English: 5^th place)