PSE-36 (English Wikipedia)

Analysis of information sources in references of the Wikipedia article "PSE-36" in English language version.

refsWebsite

Global rank English rank

4books.google.com

3^rd place

3^rd place

1orpheuscomputing.com

low place

low place

153^rd place

151^st place

5^th place

5^th place

194^th place

643^rd place

2,816^th place

2,038^th place

1,118^th place

825^th place

1tomshardware.com

2,976^th place

1,939^th place

low place

low place

1authorsden.com

low place

low place

1web.archive.org

1^st place

1^st place

1,131^st place

850^th place

amd.com

developer.amd.com

AMD Corporation (September 2012). "Volume 2: System Programming" (PDF). AMD64 Architecture Programmer's Manual (3.22 ed.). AMD Corporation. pp. 25–26 and 125–126. Retrieved 2014-02-17.

authorsden.com

Michael R. Ault (2003-02-17). "Increasing Available Memory in Linux and Windows" (PDF). ROBO Books White Paper. pp. 10–12. Retrieved 2014-03-01.

books.google.com

Deni Connor (7 December 1998). "Here come the eight-way Xeon servers". Network World: The Leader in Network Knowledge. Network World: 19. ISSN 0887-7661.
Michael Missbach; Uwe M. Hoffmann (2000). SAP Hardware Solutions. Prentice Hall Professional. p. 62. ISBN 978-0-13-028084-8.
Sajal Dam (2004). SQL Server Query Performance Tuning Distilled. Apress. p. 28. ISBN 978-1-4302-0407-7.
Daniel P. Bovet; Marco Cesati (17 November 2005). Understanding the Linux Kernel. "O'Reilly Media, Inc.". p. 52. ISBN 978-0-596-55491-0.

ibm.com

www-03.ibm.com

Tuning IBM xSeries Servers for Performance (PDF) (3rd ed.). IBM SG24-5287-02. June 2002. p. 97. Archived from the original (PDF) on 2014-03-03.

intel.com

"Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A: System Programming Guide, Part 1" (PDF). Intel. p. "4-5" and "4-11". If the PSE-36 mechanism is not supported, M is 32, and this row does not apply. If the PSE-36 mechanism is supported, M is the minimum of 40 and MAXPHYADDR (this row does not apply if MAXPHYADDR = 32). See Section 4.1.4 for how to determine MAXPHYADDR and whether the PSE-36 mechanism is supported. [...] CPUID.80000008H:EAX[7:0] reports the physical-address width supported by the processor. (For processors that do not support CPUID function 80000008H, the width is generally 36 if CPUID.01H:EDX.PAE [bit 6] = 1 and 32 otherwise.) This width is referred to as MAXPHYADDR. MAXPHYADDR is at most 52.

microsoft.com

msdn.microsoft.com

"Operating Systems and PAE Support". Msdn.microsoft.com. 2006-07-14. Retrieved 2014-03-01.

orpheuscomputing.com

"The Intel Extended Server Memory Architecture" (PDF). Intel Order Number: 243846-001. 1998. Retrieved 2014-03-01.

stechno.net

"How does the liveCache < 7.4 use PSE36/AWE". Stechno.net. 2003-04-04. Retrieved 2014-03-01.

tomshardware.com

Intel's Pentium II Xeon Processor. The New Chipsets For The Pentium II Xeon

web.archive.org

Tuning IBM xSeries Servers for Performance (PDF) (3rd ed.). IBM SG24-5287-02. June 2002. p. 97. Archived from the original (PDF) on 2014-03-03.

wikiwix.com

archive.wikiwix.com

Intel Processor Identification and the CPUID Instruction Archived 2013-07-24 at Wikiwix, Intel application note AP-485

worldcat.org

search.worldcat.org

Deni Connor (7 December 1998). "Here come the eight-way Xeon servers". Network World: The Leader in Network Knowledge. Network World: 19. ISSN 0887-7661.