Silicon on insulator (English Wikipedia)

Analysis of information sources in references of the Wikipedia article "Silicon on insulator" in English language version.

refsWebsite
Global rank English rank
800th place
676th place
2nd place
2nd place
1st place
1st place
11th place
8th place
3rd place
3rd place
18th place
17th place
low place
low place
low place
low place
272nd place
225th place
3,722nd place
2,509th place
580th place
462nd place
low place
low place
low place
low place
low place
low place
low place
low place
1,115th place
741st place
4th place
4th place
low place
low place
low place
low place
low place
low place
low place
low place
low place
low place
2,614th place
1,549th place

berkeley.edu

www-device.eecs.berkeley.edu

books.google.com

charteredsemi.com

chip-architect.com

cnet.com

doi.org

  • Celler, G. K.; Cristoloveanu, S. (2003). "Frontiers of silicon-on-insulator". Journal of Applied Physics. 93 (9): 4955. Bibcode:2003JAP....93.4955C. doi:10.1063/1.1558223.
  • Yang-Kyu Choi; Asano, K.; Lindert, N.; Subramanian, V.; Tsu-Jae King; Bokor, J.; Chenming Hu (May 2000). "Ultrathin-body SOI MOSFET for deep-sub-tenth micron era" (PDF). IEEE Electron Device Letters. 21 (5): 254–5. doi:10.1109/IEDM.1999.824298. S2CID 43561939.
  • Balestra, F. (2016). "1.5 Challenges to Ultralow-Power Semiconductor Device Operation". In Lury, S.; Xu, J.; Zaslavsky, A. (eds.). Future Trends in Microelectronics—Journey into the unknown. Wiley. pp. 69–81. doi:10.1002/9781119069225.ch1-5. ISBN 978-1-119-06922-5.
  • Rong, Haisheng; Liu, Ansheng; Jones, Richard; Cohen, Oded; Hak, Dani; Nicolaescu, Remus; Fang, Alexander; Paniccia, Mario (January 2005). "An all-silicon Raman laser" (PDF). Nature. 433 (7042): 292–4. doi:10.1038/nature03723. PMID 15931210. S2CID 4423069.

eetimes.com

espacenet.com

worldwide.espacenet.com

  • US 6835633, "SOI wafers with 30-100 Ang. Buried OX created by wafer bonding using 30-100 Ang. thin oxide as bonding layer" 
  • US 7002214, "Ultra-thin body super-steep retrograde well (SSRW) FET devices" 
  • US 7138685, "Vertical MOSFET SRAM cell"  describes SOI buried oxide (BOX) structures and methods for implementing enhanced SOI BOX structures
  • US 5888297, Atsushi Ogura, "Method of fabricating SOI substrate", issued 1999-03-30 
  • US 5061642, Hiroshi Fujioka, "Method of manufacturing semiconductor on insulator", issued 1991-10-29 
  • US 4771016, Bajor, George & et al., "Using a rapid thermal process for manufacturing a wafer bonded soi semiconductor", issued 1988-09-13 
  • US 5417180 

fabtech.org

freescale.com

globenewswire.com

harvard.edu

ui.adsabs.harvard.edu

  • Celler, G. K.; Cristoloveanu, S. (2003). "Frontiers of silicon-on-insulator". Journal of Applied Physics. 93 (9): 4955. Bibcode:2003JAP....93.4955C. doi:10.1063/1.1558223.

infotech-enterprises.com

jsap.or.jp

jsapi.jsap.or.jp

mobile-experts.net

nih.gov

pubmed.ncbi.nlm.nih.gov

photonics.com

semanticscholar.org

api.semanticscholar.org

semiwiki.com

sigen.com

soiconsortium.org

ucsb.edu

ece.ucsb.edu

web.archive.org