Transport triggered architecture (English Wikipedia)

Analysis of information sources in references of the Wikipedia article "Transport triggered architecture" in English language version.

refsWebsite
Global rank English rank
low place
low place
7,640th place
6,190th place
207th place
136th place
low place
low place
low place
low place
low place
low place
14th place
14th place

archive.today

ddj.com

maximintegrated.com

  • "MAXQ Family User's Guide". Maxim Integrated. Section "1.1 Instruction Set". A register-based, transport-triggered architecture allows all instructions to be coded as simple transfer operations. All instructions reduce to either writing an immediate value to a destination register or memory location or moving data between registers and/or memory locations.
  • "Introduction to the MAXQ Architecture". Maxim Integrated. Centralized access to resources (includes transfer map diagram).

one-der-cpu.info

psu.edu

citeseerx.ist.psu.edu

tudelft.nl

ce-publications.et.tudelft.nl

tuwien.ac.at

complang.tuwien.ac.at