Analysis of information sources in references of the Wikipedia article "Verilog" in English language version.
The initial procedure in Verilog is not executed prior to simulation. It begins execution at time zero, when simulation starts running, and is executed in parallel with other initial or always procedures. When there are multiple initial procedures, there is no defined order to the activation of the procedures.
