Latch-up (English Wikipedia)

Analysis of information sources in references of the Wikipedia article "Latch-up" in English language version.

refsWebsite

Global rank English rank

2^nd place

2^nd place

4,228^th place

2,818^th place

1techbriefs.com

low place

low place

6,479^th place

4,121^st place

low place

low place

179^th place

183^rd place

1books.google.com

3^rd place

3^rd place

1fairchildsemi.com

low place

low place

1patents.google.com

1,182^nd place

725^th place

1sciencedirect.com

149^th place

178^th place

5^th place

5^th place

books.google.com

Jerry C. Whitaker. "Microelectronics 2nd Edition". 2005. p. 7-7 to 7-8. quote: "CMOS inverters and gates inherently have ... parasitic bipolar transistors that form a silicon controlled rectifier (SCR). Although ... latch-up cannot be avoided, CMOS manufacturers design input and output circuits that are latch-up resistant"

doi.org

dx.doi.org

Cooper, M.S.; Retzler, J.P. "High Temperature Schottky TTL latch-up". doi: 10.1109/TNS.1978.4329568 1978.

doi.org

Plößl, Andreas; Kräuter, Gertrud (2000). "Silicon-on-insulator: materials aspects and applications". Solid-State Electronics. 44 (5): 775–782. doi:10.1016/S0038-1101(99)00273-7. ISSN 0038-1101. Retrieved 5 August 2023.

fairchildsemi.com

Fairchild. "Fairchild's Process Enhancements Eliminate the CMOS SCR Latch-Up Problem In 74HC Logic". 1998.

jpier.org

H. Wang, J. Li, H. Li, K. Xiao and H. Chen. "Experimental study and Spice simulation of CMOS inverters latch-up effects due to high power microwave interference". 2008.

patents.google.com

"Hughes Aircraft Patent US4173767".

sciencedirect.com

Plößl, Andreas; Kräuter, Gertrud (2000). "Silicon-on-insulator: materials aspects and applications". Solid-State Electronics. 44 (5): 775–782. doi:10.1016/S0038-1101(99)00273-7. ISSN 0038-1101. Retrieved 5 August 2023.

stanford.edu

large.stanford.edu

"Understanding Latch-Up in Advanced CMOS Logic". quote: "structures used in all CMOS ICs ... have latch-up paths associated with them"

techbriefs.com

"Single-event latch-up protection of integrated circuits". 2002.

ti.com

R. Koga, K.B. Crawford, S.J. Hansel, B.M. Johnson, D.D. Lau, S.H. Penzin, S.D. Pinkerton, M.C. Maher. "AN-932 SEU and Latch Up Tolerant Advanced CMOS Technology". 1994.

usu.edu

digitalcommons.usu.edu

D. J. Shirley and M. K. McLelland. "The Next-Generation SC-7 RISC Spaceflight Computer". Southwest Research Institute. p. 3

worldcat.org

search.worldcat.org

Plößl, Andreas; Kräuter, Gertrud (2000). "Silicon-on-insulator: materials aspects and applications". Solid-State Electronics. 44 (5): 775–782. doi:10.1016/S0038-1101(99)00273-7. ISSN 0038-1101. Retrieved 5 August 2023.